Scalable large array nanopore readouts for proteomics and next-generation sequencing

Sander Crols , Filip Tavernier and Marian Verhelst Analog and power management circuits Hardware-efficient AI and ML Biomedical circuits and sensor interfaces

Research goal: Cheap and fast DNA sequencing holds the promise of detecting and curing many diseases. To make this a reality, solid-state nanopores can be utilized to generate an electrical signal correlated to the DNA sequence. However, electrical noise corrupts this small signal which significantly reduces the ability to classify the molecules correctly. Together with the need to scale this approach to large arrays, to achieve the high troughput required for sequencing the human genome, there are many interesting opportunities for integrated circuit design.

Research approach: To overcome the two main problems mentioned above, both integrated circuit and signal processing techniques are utilized. A low noise transimpedance amplifier is necessary to keep the signal to noise ratio high. By using design techniques that have previously been used in other large array applications, such as camera sensors, the sequencing speed is greatly improved. Afterwards, an integrated machine learning model, capable of working with noisy signals, classifies the measured samples to reduce the amount of extracted data while maintaining the information.

 

Get in touch
Sander Crols
Phd student
Filip Tavernier
Academic staff
Marian Verhelst
Academic staff
Illustration of a single strand DNA molecule through a solid-state nanopore (Goto - 2020)
Illustration of a single strand DNA molecule through a solid-state nanopore (Goto - 2020)

Other research topics in Analog and power management circuits , Hardware-efficient AI and ML , and Biomedical circuits and sensor interfaces

Driving large ultrasound transducer arrays for haptic feedback
Analog and power management circuits
Jonas Pelgrims | Wim Dehaene
Automated Causal CNN Scheduling Optimizer for Real-Time Edge Accelerators
Hardware-efficient AI and ML
Jun Yin | Marian Verhelst
A Scalable Heterogenous Multi-accelerator Platform for AI and ML
Hardware-efficient AI and ML
Ryan Antonio | Marian Verhelst
Uncertainty-Aware Design Space Exploration for AI Accelerators
Hardware-efficient AI and ML
Jiacong Sun | Georges Gielen and Marian Verhelst
Integrating a 90V to 5V DC-DC converter for high-voltage battery management systems.
Analog and power management circuits
Tim Rens | Filip Tavernier
Integer GEMM Accelerator for SNAX
Hardware-efficient AI and ML
Xiaoling Yi | Marian Verhelst
Improving GPGPU micro architecture for future AI workloads
Hardware-efficient AI and ML
Giuseppe Sarda | Marian Verhelst
SRAM based digital in memory compute macro in 16nm
Hardware-efficient AI and ML
Weijie Jiang | Wim Dehaene
Design space exploration of in-memory computing DNN accelerators
Hardware-efficient AI and ML
Pouya Houshmand and Jiacong Sun | Marian Verhelst
Multi-core architecture exploration for layer-fused deep learning acceleration
Hardware-efficient AI and ML
Pouya Houshmand and Arne Symons | Marian Verhelst
HW-algorithm co-design for Bayesian inference of probabilistic machine learning
Ultra-low power digital SoCs and memories, Hardware-efficient AI and ML
Shirui Zhao | Marian Verhelst
Design space exploration for machine learning acceleration
Hardware-efficient AI and ML
Arne Symons | Marian Verhelst
Fully Integrating High-Voltage DC-DC and AC-DC Conversion
Analog and power management circuits
Tuur Van Daele | Filip Tavernier
Enabling Fast Exploration of the Depth-first Scheduling Space for DNN Accelerators
Hardware-efficient AI and ML
Arne Symons | Marian Verhelst
Optimized deployment of AI algorithms on rapidly-changing heterogeneous multi-core compute platforms
Ultra-low power digital SoCs and memories, Hardware-efficient AI and ML
Josse Van Delm | Marian Verhelst
High-throughput high-efficiency SRAM for neural networks
Ultra-low power digital SoCs and memories, Hardware-efficient AI and ML
Wim Dehaene and Marian Verhelst
Ultrasound wave based body area networks
Analog and power management circuits, Ultra-low power digital SoCs and memories, Biomedical circuits and sensor interfaces
Wim Dehaene and Marian Verhelst
Heterogeneous Multi-core System-on-Chips for Ultra Low Power Machine Learning Application at the Edge
Hardware-efficient AI and ML
Pouya Houshmand, Giuseppe Sarda, and Ryan Antonio | Marian Verhelst
High-resolution neurostimulator ICs for the Visual Cortex
Biomedical circuits and sensor interfaces
Maxime Feyerick | Wim Dehaene

Want to work with us?

Get in touch or discover the way we can collaborate.