Master thesis : Surpassing ADC Clock Jitter Limitations with Hybrid Pipeline ADCs
Promoters : Filip Tavernier, Georges Gielen